

Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM 16K (2K x 8-BIT)

IDT7132SA/LA
IDT7142SA/LA

FEATURES:

- High-speed access
 - Military: 25/35/55/100ns (max.)
 - Commercial: 25/35/55/100ns (max.)
 - Commercial: 20ns only in PLCC for 7132
- Low-power operation
 - IDT7132/42SA
 - Active: 550mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7132/42LA
 - Active: 550mW (typ.)
 - Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16-or-more bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- $\overline{\text{BUSY}}$ output flag on IDT7132; $\overline{\text{BUSY}}$ input on IDT7142
- Battery backup operation —2V data retention
- TTL-compatible, single 5V $\pm 10\%$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD, Class B
- Standard Military Drawing # 5962-87002
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7132/IDT7142 are high-speed 2K x 8 Dual-Port Static RAMs. The IDT7132 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7142 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200 μW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebrake or plastic DIPs, 48-pin LCCs, 52-pin PLCCs, and 48-lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

6

FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. IDT7132 (MASTER): $\overline{\text{BUSY}}$ is open drain output and requires pullup resistor.
2. IDT7142 (SLAVE): $\overline{\text{BUSY}}$ is input.


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

2692 dwn 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1995

PIN CONFIGURATIONS



2692 drw 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA


NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤20mA for the period of VTERM ≥ Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE


Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2692 tbi 02



NOTE:

- This text does not indicate orientation of the actual part-marking.



2692 drw 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

- VIL (min.) = -1.5V for pulse width less than 10ns.
- VTERM must not exceed Vcc + 0.5V.

2692 tbi 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	Version	7132X20 ⁽²⁾ Typ. Max.	7132X25 ⁽³⁾ 7142X25 ⁽³⁾ Typ. Max.	7132X35 7142X35 Typ. Max.	7132X55 7142X55 Typ. Max.	7132X100 7142X100 Typ. Max.	Unit
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$, Outputs open, $f = f_{MAX}^{(4)}$	MIL. SA	—	110	80	65	65	mA
			LA	—	280	230	190	190	
			COM'L. SA	110	220	165	155	155	
			LA	200	170	120	110	110	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IH}$, $f = f_{MAX}^{(4)}$	MIL. SA	—	30	25	20	20	mA
			LA	—	80	60	65	65	
			COM'L. SA	30	65	65	65	65	
			LA	45	45	45	35	35	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_A = V_{IL}$ and $\overline{CE}_B = V_{IH}^{(7)}$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL. SA	—	65	50	40	40	mA
			LA	—	160	125	125	125	
			COM'L. SA	65	150	125	110	110	
			LA	125	115	90	75	75	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	$\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(5)}$	MIL. SA	—	1.0	1.0	1.0	1.0	mA
			LA	—	30	30	30	30	
			COM'L. SA	1.0	15	15	15	15	
			LA	5	5	4	4	4	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}_A \leq 0.2V$ and $\overline{CE}_B \geq V_{CC} - 0.2V^{(7)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL. SA	—	60	45	40	40	mA
			LA	—	155	145	110	110	
			COM'L. SA	60	145	110	100	95	
			LA	115	105	85	70	70	

NOTES:

- 'X' in part numbers indicates power rating (SA or LA).
- Com'l Only. 0°C to +70°C temperature range. PLCC package only.
- Not available in DIP packages..
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc. and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- $V_{CC} = 5V$, $T_A = +25^\circ C$ for Typ and is not production tested. $V_{CC} DC = 100mA$ (Typ)
- Port "A" may be either left or right port. Port "B" is opposite from port "A".

2689 tbi 04

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	7132SA 7142SA		7132LA 7142LA		Unit
			Min.	Max.	Max.	Max.	
I _{IL}	Input Leakage Current ⁽¹⁾	V _{CC} = 5.5V, V _{IN} = 0V to V _{CC}	—	10	—	5	μA
I _{LO}	Output Leakage Current ⁽¹⁾	V _{CC} = 5.5V, CE = V _{IH} , V _{OUT} = 0V to V _{CC}	—	10	—	5	μA
V _{OL}	Output Low Voltage (I/O0-I/O7)	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY INT)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

NOTES:

- At $V_{CC} < 2.0V$ leakages are undefined.

2689 tbi 05

DATA RETENTION CHARACTERISTICS (LA Version Only)


Symbol	Parameter	Test Conditions	IDT7132LA/IDT7142LA Min.	Typ.	Max.	Unit
VDR	Vcc for Data Retention		2.0	—	—	V
ICCDR	Data Retention Current	VCC = 2.0V, $\overline{CE} \geq V_{CC} - 0.2V$ VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	Mil. — Com'l. —	100	4000	μA
tCDR ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	—	—	ns

NOTES:

1. VCC = 2V, TA = +25°C, and is not production tested.
2. tRC = Read Cycle Time
3. This parameter is guaranteed but not production tested.

2692 tbl 06

DATA RETENTION WAVEFORM



2692 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND TO 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, & 3

2692 tbl 07




Figure 1. Output Test





Figure 2. Output Test Load
(for tHZ, tLZ, tWZ, and tOW)
* Including scope and jig



2692 drw 06

Figure 3. Busy AC Output Test Load
(IDT7132 only)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾


Symbol	Parameter	7132X20 ⁽²⁾	7132X25 ⁽⁵⁾ 7142X25 ⁽⁵⁾	7132X35 7142X35	7132X55 7142X55	7132X100 7142X100	Unit
		Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	
Read Cycle							
t _{RC}	Read Cycle Time	20 —	25 —	35 —	55 —	100 —	ns
t _{AA}	Address Access Time	— 20	— 25	— 35	— 55	— 100	ns
t _{ACE}	Chip Enable Access Time	— 20	— 25	— 35	— 55	— 100	ns
t _{AOE}	Output Enable Access Time	11 —	12 —	20 —	25 —	40 —	ns
t _{OH}	Output Hold From Address Change	3 —	3 —	3 —	3 —	10 —	ns
t _{LZ}	Output Low-Z Time ^(1,4)	0 —	0 —	0 —	5 —	5 —	ns
t _{HZ}	Output High-Z Time ^(1,4)	— 10	— 10	— 15	— 25	— 40	ns
t _{PU}	Chip Enable to Power Up Time ⁽⁴⁾	0 —	0 —	0 —	0 —	0 —	ns
t _{PD}	Chip Disable to Power Down Time ⁽⁴⁾	— 20	— 25	— 35	— 50	— 50	ns

NOTES:

2689 tbi 08

1. Transition is measured $\pm 500\text{mV}$ from Low or High impedance voltage Output Test Load (Figure 2).
2. Com I Only, 0°C to +70°C temperature range. PLCC package only.
3. "X" in part numbers indicates power rating (SA or LA).
4. This parameter is guaranteed by device characterization, but is not production tested.
5. Not available in DIP packages.


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE⁽¹⁾



NOTES:

1. $R/\bar{W} = V_{IH}$, $\bar{CE} = V_{IL}$ and is $\bar{OE} = V_{IL}$. Address is valid prior to the coincidental with $\bar{CE}$ transition Low.
2. t_{BDD} delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultaneous read operations $\bar{BUSY}$ has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last t_{AOE}, t_{ACE}, t_{AA}, and t_{BDD}.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ,3)



2692 drw 08

NOTES:

- Timing depends on which signal is asserted last, $\overline{OE}$ or $\overline{CE}$.
- Timing depends on which signal is deasserted first, $\overline{OE}$ or $\overline{CE}$.
- $R/\overline{W} = V_{IH}$, and the address is valid prior to other coincidental with $\overline{CE}$ transition Low.
- Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} , and t_{BDD} .

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

		7132X20 ⁽²⁾		7132X25 ⁽⁶⁾ 7142X25 ⁽⁶⁾		7132X35 7142X35		7132X55 7142X55		7132X100 7142X100		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle												
tWC	Write Cycle Time ⁽³⁾	20	—	25	—	35	—	55	—	100	—	ns
tEW	Chip Enable to End of Write	15	—	20	—	30	—	40	—	90	—	ns
tAW	Address Valid to End of Write	15	—	20	—	30	—	40	—	90	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁴⁾	15	—	15	—	25	—	30	—	55	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	10	—	12	—	15	—	20	—	40	—	ns
tHZ	Output High Z Time ⁽¹⁾	—	10	—	10	—	15	—	25	—	40	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High Z ⁽¹⁾	—	10	—	10	—	15	—	30	—	40	ns
tOW	Output Active From End of Write ⁽¹⁾	0	—	0	—	0	—	0	—	0	—	ns

2692 tbl 09

NOTES:

- Transition is measured $\pm 500\text{mV}$ from Low or High impedance voltage with Output Test Load (Figure 2). This parameter guaranteed device characterization but is not production tested.
- 0°C to $+70^\circ\text{C}$ temperature range only, PLCC package only.
- For Master/Slave combination, $t_{WC} = t_{BAA} + t_{WP}$, since $R/\overline{W} = V_{IL}$ must occur after t_{BAA} .
- If $\overline{OE}$ is low during a $R/\overline{W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{wZ} + t_{OW})$ to allow the I/O drivers to turn off data to be placed on the bus for the required t_{OW} . If $\overline{OE}$ is High during a $R/\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
- "X" in part numbers indicates power rating (SA or LA).
- Not available in DIP packages.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	11	pF
C _{OUT}	Output Capacitance	$V_{IN} = 0\text{V}$	11	pF

NOTE:

- This parameter is sampled and not 100% tested.


2692 tbl 10

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ($\overline{R/\overline{W}}$ CONTROLLED TIMING)^(1,5,8)



2692 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, ($\overline{CE}$ CONTROLLED TIMING)^(1,5)



2692 drw 11

NOTES:

1. $\overline{R/\overline{W}}$ or $\overline{CE}$ must be High during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of $\overline{CE} = V_{IL}$ and $\overline{R/\overline{W}} = V_{IL}$.
3. t_{WR} is measured from the earlier of $\overline{CE}$ or $\overline{R/\overline{W}}$ going High to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{CE}$ Low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ Low transition, the outputs remain in the High impedance state.
6. Timing depends on which enable signal ($\overline{CE}$ or $\overline{R/\overline{W}}$) is asserted last.
7. This parameter is determined by device characterization, but is not production tested. Transition is measured $\pm 500mV$ from steady state with the Output Test Load (Figure 2).
8. If $\overline{OE}$ is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off data to be placed on the bus for the required t_{OW} . If $\overline{OE}$ is High during a $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾


Symbol	Parameter	7132X20 ⁽¹⁾	7132X25 ⁽⁹⁾	7132X35	7132X55	7132X100	Unit
		Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	
Busy Timing (For Master IDT7130 Only)							
tBAA	BUSY Access Time from Address	— 20	— 20	— 20	— 30	— 50	ns
tBDA	BUSY Disable Time from Address	— 20	— 20	— 20	— 30	— 50	ns
tBAC	BUSY Access Time from Chip Enable	— 20	— 20	— 20	— 30	— 50	ns
tBDC	BUSY Disable Time from Chip Enable	— 20	— 20	— 20	— 30	— 50	ns
twDD	Write Pulse to Data Delay ⁽²⁾	— 50	— 50	— 60	— 80	— 120	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	— 35	— 35	— 35	— 55	— 100	ns
tAPS	Arbitration Priority Set-up Time ⁽³⁾	5 —	5 —	5 —	5 —	5 —	ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾	— 20	— 25	— 35	— 55	— 100	ns
Busy Timing (For Slave IDT7140 Only)							
twB	Write to BUSY Input ⁽⁵⁾	0 —	0 —	0 —	0 —	0 —	ns
tWH	Write Hold After BUSY ⁽⁶⁾	12 —	15 —	20 —	20 —	20 —	ns
twDD	Write Pulse to Data Delay ⁽²⁾	— 40	— 50	— 60	— 80	— 120	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	— 30	— 35	— 35	— 55	— 100	ns

NOTES:

2689 tdr 11

1. Com1 Only, 0°C to +70°C temperature range. PLCC package only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY."
3. To ensure that the earlier of the two ports wins.
4. tBDD is a calculated parameter and is the greater of 0, twDD – twP (actual) or tDDD – twB (actual).
5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.
6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
7. "X" in part numbers indicates power rating (S or L).
8. Not available in DIP package

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY^(1,2,3,6)




NOTES:

2692 drw 12

1. To ensure that the earlier of the two ports wins, tAPS is ignored for Slave (IDT7142).
2. $\overline{CE_L} = \overline{CE_R} = V_{IL}$
3. $\overline{OE} = V_{IL}$ for the reading port.
4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.


TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}^{(3)}$




NOTES:

1. t_{BDD} must be met for both $\overline{\text{BUSY}}$ Input (IDT7140, slave) or Output (IDT7130 master).
2. $\overline{\text{BUSY}}$ is asserted on port 'B' blocking $\text{R}/\overline{\text{W}}_{\text{B}}$, until $\overline{\text{BUSY}}_{\text{B}}$ goes High.
3. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING ⁽¹⁾



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESS MATCH TIMING ⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port 'A' may be either left or right port. Port 'B' is the opposite from port 'A'.
2. If t_{APS} is not satisfied, the $\overline{\text{BUSY}}$ will be asserted on one side or the other, but there is no guarantee on which side $\overline{\text{BUSY}}$ will be asserted (7032 only).

TRUTH TABLES

**TABLE I. NON-CONTENTION
READ/WRITE CONTROL⁽⁴⁾**

Left or Right Port ⁽¹⁾				Function
R/W	CE	OE	D0-7	
X	H	X	Z	Port Disabled and in Power-Down Mode, ISB2 or ISB4
X	H	X	Z	CE _R = CE _L = V _{IH} , Power-Down Mode, ISB1 or ISB3
L	L	X	DATA _{IN}	Data on Port Written Into Memory ⁽²⁾
H	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

NOTES:

2654 tbi 12

1. A0L – A10L ≠ A0R – A10R.
2. If $\overline{\text{BUSY}} = \text{L}$, data is not written.
3. If $\overline{\text{BUSY}} = \text{L}$, data may not be valid, see twdd and tddo timing.
4. 'H' = V_{IH}, 'L' = V_{IL}, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG^(1,4)

Left Port					Right Port					Function
R/WL	CEL	OEL	A10L – A0L	INTL	R/Wr	CEr	OEr	A10L – A0R	INTR	
L	L	X	7FF	X	X	X	X	X	L ⁽²⁾	Set Right INTR Flag
X	X	X	X	X	X	L	L	7FF	H ⁽³⁾	Reset Right INTR Flag
X	X	X	X	L ⁽³⁾	L	L	X	7FE	X	Set Left INTL Flag
X	L	L	7FE	H ⁽²⁾	X	X	X	X	X	Reset Left INTL Flag

NOTES:

2654 tbi 13

1. Assumes $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{V}_{\text{IH}}$
2. If $\overline{\text{BUSY}}_{\text{L}} = \text{V}_{\text{IL}}$, then No Change.
3. If $\overline{\text{BUSY}}_{\text{R}} = \text{V}_{\text{IL}}$, then No Change.
4. 'H' = HIGH, 'L' = LOW, 'X' = DON'T CARE

TABLE III — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
CEL	CEr	A0L-A10L A0R-A10R	$\overline{\text{BUSY}}_{\text{L}}$ ⁽¹⁾	$\overline{\text{BUSY}}_{\text{R}}$ ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2654 tbi 13

1. Pins $\overline{\text{BUSY}}_{\text{L}}$ and $\overline{\text{BUSY}}_{\text{R}}$ are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). $\overline{\text{BUSY}}_{\text{x}}$ outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the $\overline{\text{BUSY}}_{\text{x}}$ input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either $\overline{\text{BUSY}}_{\text{L}}$ or $\overline{\text{BUSY}}_{\text{R}} = \text{Low}$ will result. $\overline{\text{BUSY}}_{\text{L}}$ and $\overline{\text{BUSY}}_{\text{R}}$ outputs can not be low simultaneously.
3. Writes to the left port are internally ignored when $\overline{\text{BUSY}}_{\text{L}}$ outputs are driving Low regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{\text{BUSY}}_{\text{R}}$ outputs are driving Low regardless of actual logic level on the pin.

IDT	XXXX Device Type	A Power	999 Speed	A Package	A Process/ Temperature Range	
					BLANK	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					P	48-pin Plastic DIP (P48-1)
					C	48-pin Sidebrazed DIP (C48-2)
					J	52-pin PLCC (J52-1)
					L48	48-pin LCC (L48-1)
					F	48-pin Ceramic Flatpack (F48-1)
					20	Commercial PLCC Only
					25	
					35	
					55	
					100	
					LA	Low Power
					SA	Standard Power
					7132	16K (2K x 8-Bit) MASTER Dual-Port RAM
					7142	16K (2K x 8-Bit) SLAVE Dual-Port RAM

Speed in nanoseconds

2692 drw 16